Cache-Coherent Distributed Shared Memory: Perspectives on Its Development and Future Challenges
نویسندگان
چکیده
Distributed shared memory is an architectural approach that allows multiprocessors to support a single shared address space that is implemented with physically distributed memories. Hardwaresupported distributed shared memory is becoming the dominant approach for building multiprocessors with moderate to large numbers of processors. Cache coherence allows such architectures to use caching to take advantage of locality in applications without changing the programmer’s model of memory. We review the key developments that led to the creation of cache-coherent distributed shared memory and describe the Stanford DASH multiprocessor, the first working implementation of hardware-supported scalable cache coherence. We then provide a perspective on such architectures and discuss important remaining technical challenges.
منابع مشابه
The RDT Router Chip: A versatile router for supporting a distributed shared memory
JUMP-1 is currently under development by seven Japanese universities to establish techniques for building an e cient distributed shared memory on a massively parallel processor. It provides a coherent cache with reduced hierarchical bit-map directory scheme to achieve cost e ective and high performance management. Messages for coherent cache are transferred through a fat tree on the RDT(Recursi...
متن کاملHigh Performance Software Coherence for Current and Future Architectures1
Shared memory provides an attractive and intuitive programming model for large-scale parallel computing, but requires a coherence mechanism to allow caching for performance while ensuring that processors do not use stale data in their computation. Implementation options range from distributed shared memory emulations on networks of workstations to tightly coupled fully cache-coherent distribute...
متن کاملCompiler Techniques for Software Prefetching on Cache-Coherent Shared-Memory Multiprocessors
This document describes a set of new techniques for improving the eeciency of compiler-directed software prefetching for parallel Fortran programs running on cache-coherent DSM (distributed shared memory) multiprocessors. The key component used in this scheme is a data ow framework that exploits information about array access patterns and about the cache coherence protocol to predict at compile...
متن کاملHigh Performance Software Coherence for Current and Future Architectures
Shared memory provides an attractive and intuitive programming model for large-scale parallel computing, but requires a coherence mechanism to allow caching for performance while ensuring that processors do not use stale data in their computation. Implementation options range from distributed shared memory emulations on networks of workstations to tightly-coupled fully cachecoherent distributed...
متن کاملFault-Tolerance Using Cache-Coherent Distributed Shared Memory Systems
In this paper, we describe new protocols augmenting traditional cache coherency mechanisms to implement fault-tolerance based on Recovery Blocks and checkpointing. Concurrent processes compound rollback recovery since the rollback can potentially lead to a "domino-effect" whereby the process is rolled back to the beginning. Several approaches have been proposed to limit the domino effect. One s...
متن کامل